View MH4V64AWXJ-5_1914245.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. description the mh4v64awxj is 4194304-word x 64-bit dynamic ram module. this consist of four industry standard 4m x 16 dynamic rams in soj and one industry eeprom in tssop. the mounting of sojs and tssop on a card edge dual in-line package provides any application where high densities and large of quantities memory are required. this is a socket-type memory module ,suitable for easy interchange or addition of module. features MH4V64AWXJ-5 type name /ras access time (max.ns) /cas address /oe cycle access time (max.ns) access time (max.ns) access time (max.ns) time (min.ns) 50 13 25 13 15 90 110 utilizes industry standard 4m x 16 rams in soj and industry standard eeprom in tssop 168-pin (84-pin dual dual in-line package) single +3.3v(?.3v) supply operation low stand-by power dissipation 7.2mw(max) . . . . . . . . . . . . . . . . . . . lvcmos input level low operation power dissipation mh4v64awxj -5 . . . . . . . . . . . . . . . . . . 1.59w(max) mh4v64awxj -6 . . . . . . . . . . . . . . . . . . 1.44w(max) all input are directly lvttl compatible all output are three-state and directly lvttl compatible includes(0.22uf x 4) decoupling capacitors 4096 refresh cycle every 64ms fast-page mode,read-modify-write, /cas before /ras refresh,hidden refresh capabilities jedec standard pin configuration and spd gold plating contact pads application main memory unit for computers , microcomputer memory pin configuration 1pin 10pin 11pin 40pin 41pin 84pin 85pin 94pin 95pin 124pin 125pin 168pin front side back side 60 15 30 mh4v64awxj-6 1 row address column address a0 ~ a12 a0 ~ a8
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. pin configuration 2 nc: no connect du: don't use pin no. pin name pin no. pin name pin no. pin name pin no. pin name 9 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 51 85 86 87 88 89 90 91 92 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 93 127 128 129 130 131 132 133 134 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 135 nc vss dq32 dq34 dq35 vcc dq36 dq37 dq38 dq39 dq40 vss dq41 dq42 dq43 dq44 dq45 vcc dq46 dq47 nc nc vss nc /cas5 vcc du du vss a1 a3 a5 a7 a9 vcc du du /cas1 nc nc vss dq0 dq1 dq2 dq3 vcc dq4 dq5 dq6 dq7 dq8 vss dq9 dq10 dq11 dq12 dq13 vcc dq14 dq15 nc nc vss nc vcc /we0 /cas0 /ras0 /oe0 vss a0 a2 a4 a6 a8 a12 vcc vcc du dq22 vss /oe2 /ras2 /cas2 /cas3 /we2 vcc nc nc nc nc vss dq16 dq17 dq18 dq19 vcc dq20 nc du nc vss dq21 dq23 dq26 vss dq24 dq25 dq27 vcc dq28 vss nc nc nc sda scl vcc dq30 dq29 dq31 dq54 vss du /cas7 du vcc nc nc nc nc vss dq48 dq49 dq50 dq51 vcc dq52 nc du nc vss dq53 dq55 dq58 vss dq56 dq57 dq59 vcc dq60 vss nc nc sa0 sa1 sa2 vcc dq62 dq61 dq63 a10 a11 /cas4 nc /cas6 nc dq33
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 3 block diagram dq32 dq33 dq34 dq35 dq28 dq29 dq30 dq31 dq24 dq25 dq26 dq27 dq20 dq21 dq22 dq23 dq16 dq17 dq18 dq19 dq12 dq13 dq14 dq15 dq8 dq9 dq10 dq11 dq4 dq5 dq6 dq7 dq0 dq1 dq2 dq3 /ras0 /cas0 /we0 /oe0 dq60 dq61 dq62 dq63 dq56 dq57 dq58 dq59 dq52 dq53 dq54 dq55 dq48 dq49 dq50 dq51 dq44 dq45 dq46 dq40 dq41 dq42 dq43 dq36 dq37 dq38 dq39 /ras2 /cas4 /we2 /oe2 a0 ~ a12 d1 ~ d4 . . . vcc vss c1 ~ c4 d1 ~ d4 /ras /lcas /w /oe dq1 ~dq16 m5m467160aj d1 /ras /lcas /w /oe dq1 ~dq16 m5m467160aj d2 d3 /ras /lcas /w /oe dq1 ~dq16 m5m467160aj d4 /ras /lcas /w /oe dq1 ~dq16 m5m467160aj dq47 scl a0 a1 a2 sa2 sa1 sa0 sda eeprom /cas1 /cas2 /cas3 /cas5 /cas6 /cas7 /ucas /ucas /ucas /ucas
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 4 bytes function described spd entry data spd data entry(hex) 0 defines # bytes written into serial memory at module mfgr 128 80 1 total # bytes of spd memory device 256 bytes 08 2 fundamental memory type fpm dram 01 3 # row addresses on this assembly a0-a12 0d 4 # column addresses on this assembly a0-a8 09 5 # module banks on this assembly 1bank 01 6 data width of this assembly... x64 40 7 ... data width continuation 0 00 8 voltage interface standard of this assembly 3.3v lvttl 02 9 ras# access time of this assembly -5 50ns 32 -6 60ns 3c 10 cas# access time of this assembly -5 13ns 0d -6 15ns 0f 11 dimm configuration type (non-parity,parity,ecc) non parity 00 12 refresh rate/type n/r(15.625us) 00 13 dram width,primary dram x16 10 14 error checking dram data width n/a 00 15-31 reserved for future offerings open 00 32-61 superset memory type(may be used in future) open 00 62 spd data revision code rev 1 01 63 checksum for bytes 0-62 check sum for -5 32 check sum for -6 3e 64-71 manufacturers jedec id code per jep-106 mitsubishi 1cffffffffffffff 72 manufacturing location miyoshi,japan 01 tajima,japan 02 nc,usa 03 germany 04 73-90 manufacturer's part number MH4V64AWXJ-5 4d48345636344157584a2d352d35202020202020 mh4v64awxj-6 4d48345636344157584a2d362d36202020202020 91-92 revision code pcb revision rrrr 93-94 manufacturing date year/week code yy/ww 95-98 assembly serial number serial number ssssssss 99-125 manufacturer specific data open 00 126-127 reserved open 00 128-255 open user free-form area not defined open 00 serial presence detect table
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. function the mh4v64awxj provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode, /cas before /ras refresh, and delayed-write. the input conditions for each are shown in table 1. table 1 input conditions for each mode operation /ras /cas inputs input/output /w output read write (early write) hidden refresh /cas before /ras refresh standby act act act act nac act act act act dnc nac act nac dnc dnc opn vld opn opn opn note : act : active, nac : nonactive, dnc : don' t care, vld : valid, ivd : invalid, apd : applied, opn : open /oe act nac act dnc dnc input vld vld dnc dnc opn 5
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. absolute maximum ratings symbol vcc io pd topr tstg parameter conditions ratings -0.5~ 4.6 50 4 0~70 -40~125 with respect to vss ta=25? supply voltage output current power dissipation operating temperature storage temperature recommended operating conditions unit limits min nom max v v v v 3.6 0 vcc+0.3 0.8 3.3 0 3.0 0 2.0 -0.3 parameter supply voltage supply voltage high-level input voltage, all inputs low-level input voltage vcc symbol vss vih vil (ta=0~70?, unless otherwise noted) (note 1) unit v ma w ? ? note 1 : all voltage values are with respect to vss 6 (ta = 0~70?, vcc = 3.3v?.3v, vss = 0v, unless otherwise noted) (ta=0~70?, vcc=3.3v?.3v, vss=0v, unless otherwise noted) (note 2) electrical characteristics capacitance symbol voh vol ioz i i icc1 (av) icc2 icc4(av) icc6(av) high-level output voltage parameter limits min max unit typ test conditions low-level output voltage off-state output current input current (except /cas) average supply current from vcc operating (note 3,4,5) (note 3,4,5) (note 3,5) supply current from vcc , stand-by average supply current from vcc fast-page-mode average supply current from vcc /cas before /ras refresh mode ioh=-2.0ma iol=2.0ma q floating 0v vout vcc 0v vin vcc+0.3, other input pins=0v /ras, /cas cycling trc=twc=min. output open /ras=/cas =vih, output open /ras=/cas=we 3 vcc -0.2, output open /ras=vil,/cas cycling tpc=min. output open /cas before /ras refresh cycling trc=min. output open note 2: current flowing into an ic is positive, out is negative. 3: icc1 (av), icc3 (av), icc4 (av) and icc6 (av) are dependent on cycle rate. maximum current is measured at the fastest cycle rate. 4: icc1 (av) and icc4 (av) are dependent on output loading. specified values are obtained with the output open. 5: under condition of column address being changed once or less while /ras=vil and /cas=vih i i (cas) input current (/cas) 0v vin vcc+0.3, other input pins=0v 2.4 0 -10 -40 -10 vcc 0.4 10 40 10 v v ua ma ma ma ma limits min max unit typ pf pf pf ci ci (/cas) c(dq) symbol parameter test conditions input capacitance, /cas input input/output capacitance,data vi=vss f=1mhz vi=25mvrms input capacitance, except /cas input 43 22 22 - 5 - 6 - 6 440 400 360 520 4 2 ua ua - 6 - 5 400 - 5 560 c(scl) c(sda) input/output capacitance,spd data input capacitance, spd clock 7 7 c(sa0~3) input capacitance, spd address 7 pf pf pf vi input voltage vo output voltage -0.5~ 4.6 v -0.5~ 4.6 v
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 7 (ta=0~70?, vcc=3.3v?.3v, vss=0v, unless otherwise noted , see notes 6,13,14) switching characteristics note 6: an initial pause of 500us is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing /cas before /ras refresh). note the /ras may be cycled during the initial pause . and any eight initialization cycles are required after prolonged periods (greater than 64 ms) of /ras inactivity before proper device operation is achieved. 7: measured with a load circuit equivalent to voh=2.4v(ioh=-2ma) / vol=0.4v(iol=2ma) loads and 100pf.the reference levels for measuring of output signals are 2.0v(voh)and 0.8v(vol). 8: assumes that trcd 3 trcd(max), tasc 3 tasc(max). 9: assumes that trcd trcd(max) and trad trad(max). if trcd or trad is greater than the maximum recommended value shown in this table, trac will increase by amount that trcd exceeds the value shown. 10: assumes that trad 3 trad(max) and tasc tasc(max). 11: assumes that tcp tcp(max) and tasc 3 tasc(max). 12: toff (max) and toez(max) defines the time at which the output achieves the high impedance state (iout i ?10ua i ) and is not reference to voh(min) or vol(max). limits parameter symbol unit - 6 min max tcac trac taa tcpa toea tclz access time from /cas access time from /ras column address access time access time from /cas precharge output low impedance time /cas low access time from /oe (note 7,8) (note 7,9) (note 7,10) (note 7,11) (note 7) (note 7) ns ns ns ns ns ns (ta=0~70?, vcc=3.3v?.3v, vss=0v, unless otherwise noted ,see notes 13,14) limits min max parameter symbol unit (note15) (note16) (note17) 64 45 30 timing requirements (for read, write, read-modify-write ,refresh, and fast-page mode cycles) note 13: the timing requirements are assumed tt =5ns. 14: vih(min) and vil(max) are reference levels for measuring timing of input signals.v ih (min) and v il (max) of the switching characteristics are 2.0v and 0.8v respectively 15: trcd(max) is specified as a reference point only. if trcd is less than trcd(max), access time is trac. if trcd is greater than trcd(max), access time is controlled exclusively by tcac or taa.trcd(min) is specified as trcd(min) = trah(min) + 2tt + tasc(min) . 16: trad(max) is specified as a reference point only. if trad 3 trad(max) and tasc tasc(max), access time is controlled exclusively by taa. 17: tasc(max) is specified as a reference point only. if trcd 3 trcd(max) and tasc 3 tasc(max), access time is controlled exclusively by tcac. 18: either tdzc or tdzo must be satisfied. 19: either tcdd or todd must be satisfied. 20: tt is measured between vih(min) and vil(max). (note18) (note19) (note18) (note19) -6 tref trp trcd tcrp trpc tcpn trad tasr tasc trah tcah tdzc tdzo tcdd todd refresh cycle time /ras high pulse width delay time, /ras low to /cas low delay time, /cas high to /ras low delay time, /ras high to /cas low /cas high pulse width column address delay time from /ras low row address setup time before /ras low column address setup time before /cas low row address hold time after /ras low column address hold time after /cas low delay time, data to /cas low delay time, data to /oe low delay time, /cas high to data delay time, /oe high to data 0 40 20 10 10 15 10 15 0 0 0 0 15 15 ms ns ns ns ns ns ns ns ns ns ns ns ns ns ns 15 30 35 60 15 5 10 toez toff output disable time after /cas high output disable time after /oe high (note 12) (note 12) ns ns 15 15 - 5 min max 13 25 30 50 13 5 13 13 (note20) 50 tt transition time 1 ns min max 64 37 25 -5 0 30 18 5 10 13 8 13 0 0 0 0 13 13 5 50 1 0 0 0 0
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 8 read and refresh cycles limits parameter symbol unit -6 (note 21) write cycle (early write and delayed write) (note 21) 10000 10000 0 0 110 60 15 60 15 10 30 15 min max limits parameter symbol unit (note 23) 10000 10000 ns ns ns ns ns ns ns ns ns ns ns ns 10 0 110 60 15 60 15 15 15 10 0 10 twc tras tcas tcsh trsh twcs twch tcwl trwl twp tds tdh write cycle time /ras low pulse width /cas low pulse width /cas hold time after /ras low write setup time before /cas low write hold time after /cas low /ras hold time after /cas low /cas hold time after /w low /ras hold time after w low data setup time before /cas low or w low data hold time after /cas low or w low write pulse width -6 min max note 21: either trch or trrh must be satisfied for a read cycle. trc tras tcas tcsh trsh trcs trch trrh tral torh read cycle time /ras low pulse width /cas low pulse width /cas hold time after /ras low read setup time after /cas high read hold time after /cas low /ras hold time after /cas low read hold time after /ras low column address to /ras hold time /ras hold time after /oe low ns ns ns ns ns ns ns ns ns ns 15 toch /cas hold time after /oe low ns -5 10000 10000 0 0 90 50 13 50 13 10 25 13 min max 13 10000 10000 10 0 90 50 13 50 13 13 13 10 0 10 -5 min max ns 15 toeh /oe hold time after /w low 13
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 9 fast page mode cycle (read, early write, read -write, read-modify-write cycle) (note 24) note 24: all previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle. 25: tras(min) is specified as two cycles of /cas input are performed. 26: tcp(max) is specified as a reference point only. if tcp 3 tcp(max),access time is controlled exclusively by tcac. limits parameter symbol min max (note25) (note26) 15 125000 /cas before /ras refresh cycle (note 27) limits parameter symbol unit min max note 27: eight or more /cas before /ras cycles instead of eight /ras cycles are necessary for proper operation of /cas before /ras refresh mode. -6 -6 unit ns ns ns ns ns ns tpc tprwc tras tcp tcprh tcpwd fast page mode read/write cycle time /ras low pulse width for read write cycle /cas high pulse width /ras hold time after /cas precharge delay time, /cas precharge to w low fast page mode read write/read modify write cycle time 35 40 100 10 35 75 (note23) ns ns ns ns tcsr tchr trsr trhr /cas setup time before /ras low /cas hold time after /ras low read setup time before /ras low read hold time after /ras low 5 10 10 10 min max 10 125000 -5 30 35 85 5 30 70 min max -5 5 10 10 10 read-write and read-modify-write cycles limits parameter symbol unit min max -6 (note22) (note23) read write/read modify write cycle time /ras low pulse width /cas low pulse width /cas hold time after /ras low /ras hold time after /cas low read setup time before /cas low delay time, /cas low to /w low delay time, /ras low to /w low /cas hole time after /w low trwc tras tcas tcsh trsh trcs tcwd trwd tawd tcwl ns ns ns ns ns ns ns ns ns ns (note23) (note23) 10000 10000 50 150 50 95 0 30 75 45 15 95 note 22: trwc is specified as trwc(min)=trac(max)+todd(min)+trwl(min)+trp(min)+5tt. 23:twcs, tcwd,trwd ,tawd and,tcpwd are specified as reference points only. if twcs 3 twcs(min) the cycle is an early write cycle and the dq pins will remain high impedance throughout the entire cycle. if tcwd 3 tcwd(min), trwd 3 trwd (min), tawd 3 tawd(min) and tcpwd 3 tcpwd(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the dq will contain the data read from the selected address. if neither of the above condition (delayed write) is satisfied,the dq (at access time and until /cas or /oe goes back to vih) is indeterminate. delay time, address to /w low min max -5 10000 10000 50 130 50 85 0 30 65 40 15 85 /ras hold time after /w low write pulse width data setup time before /w loe /oe hold time after /w low trwl twp tds tdh toeh ns ns ns ns ns 15 10 0 10 15 data hold time after /w low 15 10 0 10 10
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. timing diagrams (note 28) read cycle v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rad t rcd t csh t asc t cah t rcs t ras t rc t rsh t cas t ral t cac t aa t clz t rac t off t rch t rrh t cpn t asr t crp t rpc t rp hi-z hi-z row column row address data valid note 28 indicates the don't care input. v ih(min) v in v ih(max) or v il(min) v in v il(max) indicates the invalid output. v ih v il address address t dzc hi-z t oez t odd t oea t och t dzo t cdd torh dq (inputs) ras cas w dq (outputs) address 10 oe
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 11 write cycle (early write) v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rcd t csh t asc t cah t wcs t ras t wc t rsh t cas t wch t asr t crp t rpc t rp hi-z row column row address data valid v ih v il address address t ds t dh oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 12 write cycle (delayed write) v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rcd t csh t asc t cah t rcs t ras t wc t rsh t cas t asr t crp t rpc t rp hi-z row column row address data valid address address t clz t wch t cwl t rwl t dh t ds hi-z hi-z t wp t dzc v ih v il t oez t dzo t odd t oeh oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 13 read-write, read-modify-write cycle v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rcd t csh t asc t cah t rcs t ras t rwc t rsh t cas t asr t crp t rpc t rp hi-z row column row address data valid address address t clz t cwl t rwl t dh t ds hi-z hi-z t wp t dzc v ih v il t oez t dzo t odd t oeh t awd t cwd t rwd data valid t aa t cac t rac t oea t rad oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 14 cas before ras refresh cycle v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t rpc t ras t rc t asr t crp t rpc t rp row column address address t rc t ras t csr t chr t csr t rpc t cpn t rch t rsr t rhr t rsr t rhr t rcs t off hi-z v ih v il t oez t rp t chr oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 15 hidden refresh cycle (read) (note 29) v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rad t rcd t cah t rcs t ras t rc t chr t cac t aa t clz t rac t off t rrh t asr t rp hi-z address column row address data valid note 29: early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. timing requirements and output state are the same as that of each cycle shown above. t ras t rc t rp t rsh row t asc address t ral hi-z t dzc t cdd v ih v il hi-z t dzo t oea t orh t odd t oez oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 16 fast page mode read cycle v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rad t rcd t cah t rcs t ras t cp t cac t aa t clz t rac t off t asr hi-z address column-1 row address data valid-1 t rp t cas row t asc hi-z t dzc v ih v il t dzo t oea t och t csh t rcs t pc t cas t cp t cas t rsh column-2 column-3 t cah t asc t cah t asc t cprh t rch t rcs t rch t ral t rch t rrh t dzc t dzc t cdd hi-z t off t aa data valid-2 t clz t cac data valid-3 t aa t clz t cac t off t cpa t oez t och t oea t cpa t oea t oez t odd t och t orh t dzo t odd t oez t dzo t odd oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 17 fast page mode write cycle (early write) v ih v il v ih v il v ih v il v ih v il v oh v ol v ih v il t crp t asr t rah t rcd t cah t wcs t ras t cp t asr hi-z t rp t cas t asc t csh t pc t cas t cp t cas t rsh address column-1 row address row column-2 column-3 t cah t asc t cah t asc t wch t wch t wcs t wcs t wch data valid-1 data valid-2 data valid-3 t ds t dh t ds t dh t ds t dh v ih v il oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 18 fast-page mode write cycle (delayed write) v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rcd t cah t ras t cp t asr hi-z t rp t cas t asc t csh t pc t cas t rsh address column-1 row address row t cah t asc t rcs t wch data valid-1 t dzc t ds column-2 t rwl t cwl t wp t pcs t wp t cwl hi-z hi-z t dh t ds t dzc t wch data valid-2 t dh hi-z hi-z t clz t clz t dzo t oez t odd t dzo t oez t odd t oeh v ih v il oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 19 fast page mode read-write,read-modify-write cycle v ih v il v ih v il v ih v il v ih v il v ih v il v oh v ol t crp t asr t rah t rcd t cah t ras t cp t asr hi-z t rp t cas t asc t csh t prwc t cas t rwl address column-1 row address row t cah t asc t rcs t rwd data valid-1 t dzc t ds column-2 t cwl t wp t rcs t wp t cwl hi-z hi-z t dh t ds t dzc t cpwd data valid-2 t dh hi-z hi-z t clz t dzo t oez t odd t dzo t oez t oeh v ih v il t rad t cwd t awd t awd t cwd t aa t cac data valid-1 t aa t cac data valid-1 t clz t rac t oea t cpa t oea t odd oe dq (inputs) ras cas w dq (outputs) address
mitsubishi lsis mh4v64awxj -5, -6 preliminary spec. mitsubishi electric 11/mar./1997 fast page mode 268435456 - bit ( 4194304 - word by 64 - bit ) dynamic ram mit-ds-0116-0.0 ( / 20 ) specifications subject to change without notice. 20 package outline 133.35 unit:mm 127.35 3.0 25.4 4.0 3.0 3.0 8.89 24.495 42.18 9x1.27=11.43 29x1.27=36.83 2.0 2.0 6.35 6.35 43x1.27=54.61 1.27 2-?.0 2-r2.0 17.78 17.78 3.0 4.0 8.6max 1.27

▲Up To Search▲

Price & Availability of MH4V64AWXJ-5

	To Download MH4V64AWXJ-5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .